

Figure 1




Figure 1A




Figure 1B




Figure 1C




Figure 1E




Figure 1D




Figure 2A




Figure 2B

110E →




Fig. 3A




Fig. 3B




Figure 3C




Figure 4




Figure 5A




Figure 5B




Figure 5B




Figure 6




Figure 7




Figure 9

FIG. 10




Figure 10




Figure 11A




Figure 11B




Figure 12




Figure 13




Figure 14




Figure 15




Figure 16




Figure 17




Figure 18




Figure 19A




Figure 19B




Figure 19C




Figure 19D




Figure 19F




Figure 20

The screenshot displays the LabVIEW block diagram for the 'nirviDMARead_vhdl_7100_modGen.vi' project. The interface includes a menu bar (File, Edit, Operate, Tools, Browse, Window, Help) and a toolbar with various icons. The main workspace shows a large sub-block titled 'Create your custom code generation logic here'. This sub-block has several inputs on the left: 'Instance Data In' (with a 'abc' value), 'Decorated Name In' (with a 'abc' value), 'VHDL Directory' (with a 'D:\...' value), 'Node Refnum' (with a '15' value), 'VI refnum' (with a '15' value), 'ResID' (with a '132' value), 'Backend Version' (with a 'abc' value), 'error in (no error)' (with a 'False' value), 'Port Data' (with a 'False' value), and 'Generics' (with a 'False' value). The sub-block contains a 'DMA rholdr' block and a 'print res' block. The 'DMA rholdr' block has a 'No Error' dropdown menu and a 'Just Use Default' checkbox. The 'print res' block has a 'Code Out' output (with a 'abc' value) and an 'error out' output (with a 'False' value). The diagram is set in the 'Development' mode.

Figure 21




Figure 22




Figure 23A




Figure 23B




Figure 24